

CA-IF4905S 3V to 5.5V Half-Duplex RS-485 Transceiver with ±30kV ESD Rating, ±65V Fault Protection and ±40V CMR

1 Key Features

- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Low EMI 500kbps Data Rate
- 3V to 5.5V Supply Voltage
- Driver with Current Limiter and Thermal Shutdown Protection
- Bus Pins ESD Protection
 - ±30kV HBM ESD
 - ±6kV IEC 61000-4-2 Contact Discharge
- 1/8 Unit Load (Up to 256 Bus Nodes)
- Open, Short and Idle Bus Failsafe Protection
- Hot Plug-in Protection
- Extended Industrial Temperature Range: –40°C to 125°C
- ±65V Fault Protection on Bus Pins
- ±40V Common Mode Range on Bus Pins
- Low Standby Current: <30μA
- Standard SOIC8 Narrow Body Package

2 Applications

- HVAC
- Home and Building Automation
- Motion Controllers
- Industrial Automation
- Elevator Control
- Video Surveillance
- Power Grid Infrastructure

3 Description

The CA-IF4905S is the high-performance half-duplex RS-485 transceiver which could be used in harsh industrial and home-appliance environments. The bus pins could withstand high-level ESD events to protect internal circuit without damage.

This device has $\pm 65V$ fault protection on bus pins, and the common-mode range (CMR) could be extended to $\pm 40V$ when V_{CC} ranges from 4.5V to 5.5V, which is suitable for

long-cable communication applications. Each device contains one driver and one receiver, supporting the power supply range from 3V to 5.5V.


The CA-IF4905S features slew-rate-limited driver for low EMI and date rates up to 500kbps. This device integrates failsafe circuit to guarantee a logical high on the receiver output when the bus inputs are open, short or on idle state. This device features a 1/8 unit load input impedance, allowing up to 256 transceivers on a bus.

The CA-IF4905S devices are packaged in narrow body, 8-pin SOIC packages and specified over ambient free-air temperature range of -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IF4905S	SOIC8 (S)	3.9mm × 4.9mm

Simplified Schematic



CHIPANALOG

4 Ordering Guide

Table 4-1 Ordering Guide for Valid Ordering Part Number

Part Number	Full/Half-Duplex	Date Rate (kbps)	Package
CA-IF4905S	Half-Duplex	500	SOIC8 (S)



Table of Contents

1	Key F	eatures	1	9.1	De	vice Feature Description	13
2	Appl	ications	1		9.1.1	±65V fault protection on Bus Pins	
3		ription			9.1.2	±40V Common-Mode Range	
4		ring Guide			9.1.3	Bus Failsafe Protection	
		_			9.1.4	Hot Plug-in Protection	13
5	Revis	sion History	3		9.1.5	Thermal Shutdown Protection	13
6	Pin D	Descriptions and Functions	4	9.2	De	vice Function Mode	13
7	Spec	ifications	5		9.2.1	Driver	13
	7.1	Absolute Maximum Ratings ¹			9.2.2	Receiver	14
	7.2	ESD Ratings		10	Appl	ication and Implementation	15
	7.3	Recommended Operating Conditions		10.1	Тур	pical Application	15
	7.4	Thermal Information		10.2	Po	wer Supply Recommendation	15
	7.5	Electrical Characteristics		11	Pack	age Information	16
	7.6	Timing Characteristics	7	11.1	SO	IC8 (S) Package	16
	7.7	Typical Characteristics	8	12	Sold	ering Information	17
8	Para	meter Measurement Information	10	13	Tape	and Reel Information	18
9	Deta	iled Description	13	14	Impo	ortant Notice	19

5 Revision History

Revision	Description	Date	Page
Version 1.00	NA	2024.06.30	NA



6 Pin Descriptions and Functions




Figure 6-1 CA-IF4905S Pin Configuration

Table 6-1 CA-IF4905S Pin Description and Functions

NAME	PIN NUMBER	ТҮРЕ	DESCRIPTION		
RO	1	Digital Output	Receiver data output.		
			Receiver enable control, pulled up internally:		
REB	2	Digital Input	1. When REB is low, receiver is enabled;		
	2. When REB is high or open, receiv		2. When REB is high or open, receiver is disabled.		
			Driver enable control, pulled down internally:		
DE	3	Digital Input	1. When DE is high, driver is enabled;		
			2. When DE is low or open, driver is disabled.		
DI	4	Digital Input	Driver data input, pulled up internally.		
GND	5	Ground	Ground.		
Α	6	Bus Input/Output	Noninverting driver output/receiver input.		
В	7	Bus Input/Output	Inverting driver output/receiver input.		
V	8	Power	Power supply input, bypass V_{CC} to GND with at least $0.1 \mu F$		
V _{CC}	0	Power	capacitors as close as possible to the device.		



7 Specifications

7.1 Absolute Maximum Ratings¹

	PARAMETER	MIN	MAX	UNIT
V _{CC}	Supply voltage ²	-0.5	7	V
V _{IO}	Bus voltage of A and B ²	-65	65	V
V _{IO}	Input logical voltage of DI, DE and REB	-0.3	$V_{CC} + 0.3^3$	V
V _{IO}	Output logical voltage of RO	-0.3	$V_{CC} + 0.3^3$	V
T _J	Junction Temperature		150	°C
T _{STG}	Storage Temperature	-65	150	°C

NOTE:

- 1. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. All voltage values are with respect to the ground terminal and are peak voltage values.
- 3. Maximum voltage must not exceed 7V.

7.2 ESD Ratings

			VALUE	UNIT	
V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	Bus pins (A, B) to GND	±30	kV	
	Human body moder (HBIVI), per ANSI/ESDA/JEDEC 33-001	All other pins	±4		
	Charged device model (CDM), per JEDEC specification JESD	±2			
	Contact discharge, per IEC 61000-4-2	±6	kV		

7.3 Recommended Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage, with respect to GND	3.0	5.0	5.5	V
V _{IN}	Bus input voltage	-40		40	V
V _{IH}	High-level input voltage of DI, DE and REB	2.0		V _{cc}	V
V _{IL}	Low-level input voltage of DI, DE and REB	0		0.8	V
R _L	Differential load resistance	54			Ω
1/t _{UI}	Data Rate			500	kbps
T _A	Ambient Temperature	-40		125	°C
T _J	Junction Temperature	-40		150	°C

7.4 Thermal Information

	THERMAL METRIC	SOIC8 (S)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120	°C/W



7.5 Electrical Characteristics

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5V$.

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
Driver							
		$R_L = 60\Omega$, $-40V \le V_{test} \le 40V$	/, see Figure 8-1	1.2	2.8		V
		$R_L = 60\Omega$, $-40V \le V_{test} \le 40V$	/, 4.5V ≤ Vcc	2	2.8		V
$ V_{OD} $	Differential output voltage	≤ 5.5V, see Figure 8-1			2.0		v
		$R_L = 100\Omega$, $C_L = 50$ pF, see Fi	gure 8-2	1.7	3.5		V
		$R_L = 54\Omega$, $C_L = 50pF$, see Fig	ure 8-2	1.2	2.8		V
$\Delta V_{\text{OD}} $	Change in magnitude of differential-output voltage			-200		200	mV
V _{oc}	Common-mode output voltage	$R_L = 100\Omega$ or 54Ω , $C_L = 50$ pl	F, see Figure 8-2	1		3.2	V
$\Delta V_{\text{OC(SS)}}$	Change in magnitude of common- mode output voltage			-100		100	mV
I _{OSD}	Driver short-circuit output current	DE = V_{CC} , $-65V \le V_0 \le 65V^1$,	or A shorted to B	-200		200	mA
Receiver							
			V _I = 12V			125	
I _I	Bus input current	DE = 0V, V _{CC} = 0V or 5.5V	V _I = -7V	-100			μΑ
11	Bus input current	DL = 00, VCC = 00 01 3.30	V _I = 40V			410	μΑ
			V _I = -40V	-400			
R_I	Bus input resistance	Over V _{CM} range		96			kΩ
V_{CM}	Common mode voltage range	3V ≤ Vcc ≤ 3.6V		-25		25	V
CIVI		4.5V ≤ Vcc ≤ 5.5V		-40		40	•
$V_{\text{TH+}}$	Positive-going receiver input voltage threshold	Over V Trans				-20	mV
V _{TH} -	Negative-going receiver input voltage threshold	Over V _{CM} range		-200			mV
	Receiver differential-input voltage						
V_{HYS}^2	threshold hysteresis, V _{TH+} – V _{TH-}				30		mV
V _{OH}	High-level output voltage	I _{OH} = -3mA		V _{CC} - 0.4	V _{CC} – 0.25		V
V _{OL}	Low-level output voltage	I _{OL} = 3mA			0.2	0.4	V
I _{OZR}	High-impedance output current	REB = V_{CC} , $V_O = 0V$ or V_{CC}		-1		1	μΑ
I _{OSR}	Receiver short-circuit output current	REB = DE = 0V, see Figure 8	-3			95	mA
Input Log	gic (DI, DE, REB)						
	In most Command	$0V \le V_{IN} \le V_{CC}$		10		10	0
I _{IN}	Input Current	after hot-swap protection of	delay for DE	-10		10	μΑ
V _{IH}	High-level input voltage			2.0		V _{CC}	V
V_{IL}	Low-level input voltage			0		0.8	V
Supply							
		Both driver and receiver en DE = V_{CC} , empty load, no sv			2.2	3.5	
		Driver enabled and receiver disabled, REB =			2.2	3.5	mA
I _{CC}	Quiescent supply current	V _{CC} , DE = V _{CC} , empty load, no switching Driver disabled and receiver enabled, REB = 0V, DE = 0V, empty load, no switching			1.4	2.5	-
		Both driver and receiver dis $= V_{CC}$, DE = 0V, empty load,	sabled, REB = DI		10	30	μΑ
TSD	Thermal shutdown threshold				185		°C
	Thermal shutdown hysteresis				20		°C

NOTE:

- 1. In the case of high ambient temperature, when pin A or pin B applies a voltage with a high absolute value, overtemperature protection may be triggered. At this time, the driver outputs become high-impedance, and the short-circuit output current would be greatly reduced.
- 2. Under any specific conditions, V_{TH+} is specified to be at least V_{HYS} higher than V_{TH-}.



7.6 Timing Characteristics

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25$ °C and $V_{CC} = 5V$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver						
t _{DR} , t _{DF}	Differential output rise and fall time			110	500	ns
t _{DPHL} , t _{DPLH}	Driver propagation delay	$R_L = 54\Omega$, $C_L = 50$ pF, see Figure 8-4		170	600	ns
t _{DSKEW}	Driver pulse skew, t _{DPHL} - t _{DPLH}			5	50	ns
t _{DHZ} , t _{DLZ}	Driver disable time	see Figure 8-5 and Figure 8-6		70	250	ns
t _{DZH} , t _{DZL}	Driver enable time ¹	REB = OV, see Figure 8-5 and Figure 8-6		180	900	ns
$t_{DZH(SHDN)}$, $t_{DZL(SHDN)}$	Driver enable time (from shutdown mode)	REB = V _{CC} , see Figure 8-5 and Figure 8-6		3.3	8	μs
Receiver						
t _{RPHL} , t _{RPLH}	Receiver propagation delay time	C _L = 15pF ² , see Figure 8-7		145	300	ns
t _{RSKEW}	Receiver pulse skew, t _{RPHL} - t _{RPLH}			3	30	ns
t _{RHZ} , t _{RLZ}	Receiver disable time	See Figure 8-8		10	80	ns
t _{RZH} , t _{RZL}	Receiver enable time ³	DE = V _{CC} , see Figure 8-8		10	80	ns
t _{RZH(SHDN)} ,	Receiver enable time (from shutdown mode)	DE = 0V, see Figure 8-9		3.9	8	μs

NOTE:

- 1. When DE and REB are shorted together, driver enable time refers to the case when REB = 0V.
- 2. C_L includes probe and fixture capacitance.
- 3. When DE and REB are shorted together, receiver enable time refers to the case when DE = V_{CC} .



7.7 Typical Characteristics

All typical specifications are at T_A = 25°C and V_{CC} = 5V (unless otherwise noted).




Figure 7-1 Differential Output Voltage vs Temperature @ R_L = 54Ω




Figure 7-2 Differential Output Voltage vs Temperature @ R_L = 100 Ω




Figure 7-3 Differential Output Voltage vs Supply Voltage




Figure 7-4 Common-Mode Output Voltage vs Temperature




Figure 7-5 Common-Mode Output Voltage vs Supply Voltage




Figure 7-6 High- or Low-Level Output Voltage of RO vs Temperature






Figure 7-7 Bus Input Current vs Temperature @ V_i = 12V or 40V




Figure 7-9 Driver Propagation Delay vs Temperature




Figure 7-11 Quiescent Supply Current vs Supply Voltage




Figure 7-8 Bus Input Current vs Temperature @ $V_1 = -7V$ or -40V




Figure 7-10 Receiver Propagation Delay vs Temperature




Figure 7-12 Receiver Short-Circuit Output Current vs Temperature



8 Parameter Measurement Information




Figure 8-1 Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 8-2 Measurement of Driver Differential and Common-Mode Output Voltage With RS-485 Load




Figure 8-3 Measurement of Receiver Output Short Circuit Current






Figure 8-4 Measurement of Driver Output Rise and Fall Time and Propagation Delay




Figure 8-5 Measurement of Driver Enable and Disable Time With Active High Output and Pull-Down Load




Figure 8-6 Measurement of Driver Enable and Disable Time With Active Low Output and Pull-Up Load




Figure 8-7 Measurement of Receiver Output Rise and Fall Time and Propagation Delay






Figure 8-8 Measurement of Receiver Enable/Disable Time With Driver Enabled




Figure 8-9 Measurement of Receiver Enable Time With Driver Disabled



9 Detailed Description

9.1 Device Feature Description

9.1.1 ±65V fault protection on Bus Pins

The bus pins of transceivers connected to a RS-485 network often experience faults when shorted to voltages that exceed the – 7V to 12V input range specified in the EIA/TIA-485 standard. Under such circumstances, ordinary RS-485 transceivers generally require costly external protection devices which can compromise the performance. To reduce system complexity and the requirements of external protection devices, The CA-IF4905S has ±65V fault protection on bus pins with respect to ground whenever this device is under enabled, disabled or power-down mode. When the driver is enabled and the bus pins are short-circuited, the driver would limit the output short-circuit current within a certain range by the built-in current limiter firstly. If the absolute value of the bus pin's fault voltage is large, the device's junction temperature could increase rapidly to trigger the thermal shutdown protection. Once the device's junction temperature rises above the thermal shutdown temperature, the driver would be disabled and the outputs become high-impedance, resulting in the reduction of power consumption and thus avoiding further thermal damage.

9.1.2 ±40V Common-Mode Range

RS-485 standards define the common-mode range as –7V to 12V for the receiver. However, the common-mode range of the CA-IF4905S exceeds the standard with ±40V for both the driver and receiver. This feature was specifically designed for systems where there is a large common-mode voltage present due to either nearby electrically noisy equipment or large ground differences due to earth ground loop. Compared with ordinary RS-485 transceivers, ±40V common-mode range could ensure that the CA-IF4905S communicates correctly in a broader range of applications.

9.1.3 Bus Failsafe Protection

The input threshold of the CA-IF4905S's receiver ranges from –20mV to –200mV, which guarantees a logical high on the receiver output when the bus inputs are open, short or on idle state.

9.1.4 Hot Plug-in Protection

Inserting circuit boards into a powered backplane may cause voltage transients on DE and bus input pins that can lead to data errors. For example, upon initial circuit board insertion, the processor undergoes a power-up sequence. During this period, the high-impedance state of the output drivers makes them unable to drive the DE input to a defined logic level. Meanwhile, coupling noise from V_{CC} or GND could cause the input of DE to drift to an indeterminate logic state. The internal hot plug-in protection circuit on DE pin could avoid unwanted driver activation during hot-swap situations. The basic working principle of this circuit is to strongly pull down the input of DE at least 15 μ s when detecting the rising from low voltage of the power supply. After the power-up sequence, this hot plug-in protection circuit is bypassed and DE could receive the normal control signal from outside.

9.1.5 Thermal Shutdown Protection

The CA-IF4905S integrates thermal shutdown protection circuit. When the junction temperature rises above 185°C (typical value), the output of driver is disabled and the output of RO is high-impedance. When the junction temperature falls below 165°C (typical value), the output of both driver and receiver is re-enabled.

9.2 Device Function Mode

9.2.1 Driver

When the enable pin DE of driver is logical high, the differential outputs of A and B follow with the data input DI, which is shown in Table 9-1.

When DE is logical low or open, the driver is disabled, the outputs of A and B are high-impedance and are irrelevant to the state at DI pin. DI pin is weakly pulled up to V_{CC} internally, the output of A is high while B is low when driver is enabled and DI's input is open.



Table 9-1 Truth Table of Driver¹

INPUT	ENABLE	OUT	PUT	FUNCTION
DI ²	DE ³	Α	В	FUNCTION
Н	Н	Н	L	Actively drive bus high
L	Н	L	Н	Actively drive bus low
Х	L	High-Z	High-Z	Driver disabled
Х	Open	High-Z	High-Z	Driver disabled by default
Open	Н	Н	L	Actively drive bus high by default

NOTE:

- 1. H = high level, L = low level, X = irrelevant, High-Z = high impedance.
- 2. DI is weakly pulled up to V_{CC} internally.
- 3. DE is weakly pulled down to GND internally.

9.2.2 Receiver

When the enable pin REB of receiver is logical low, receiver is enabled. The truth table of receiver is shown in Table 9-2.

When the bus differential input voltage V_{ID} is greater than or equal to -20mV, receiver output RO is logical high. When V_{ID} is less than or equal to -200mV, receiver output RO is logical low. When V_{ID} is between -20mV and -200mV, receiver output RO is indeterminate.

When REB is logical high or open, the receiver output RO is high-impedance and is irrelevant to the magnitude and polarity of V_{ID} .

When the bus inputs are open, short or on idle state, a failsafe logic high output at RO pin is achieved, avoiding indeterminate state which may result in system communication errors.

Table 9-2 Truth Table of Receiver¹

DIFFERENTIAL INPUT $V_{\text{ID}} = V_{\text{A}} - V_{\text{B}}$	ENABLE OUTPUT REB ² RO		FUNCTION			
V _{ID} ≥ -20mV	L	Н	Output valid high			
-200mV < V _{ID} < -20mV	L	?	Indeterminate bus state			
V _{ID} ≤ −200mV	L L High-Z		Output valid low			
X			Receiver disabled			
X	Open	High-Z	Receiver disabled by default			
Open-circuit bus	L	Н	Failsafe output high			
Short-circuit bus	L	Н	Failsafe output high			
Idle (terminated) bus	L	Н	Failsafe output high			

NOTE:

- 1. H = high level, L = low level, X = irrelevant, High-Z = high impedance, Open = no connection, ? = indeterminate.
- 2. REB is weakly pulled up to V_{CC} internally.



10 Application and Implementation

10.1 Typical Application




Figure 10-1 Typical RS-485 Network

The typical RS-485 network consists of multiple transceivers connecting in parallel to a bus cable. To eliminate the line reflection, both ends of the cable terminate a termination resistor R_T which should be matched to the characteristic impedance Z_0 of the cable. At the same time, please keep the stub lengths off the main line as short as possible. This parallel termination method could achieve higher data rates over longer cable length. The typical RS-485 network utilizing CA-IF4905S is shown in Figure 10-1.

10.2 Power Supply Recommendation


To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with at least $0.1\mu F$ ceramic capacitors located as close as possible to the supply pins. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes. At the same time, please keep the voltage in V_{CC} pin with respect to GND pin is below 5.5V.



11 Package Information

11.1 SOIC8 (S) Package


The values for the dimensions are shown in millimeters.




2.00

TOP VIEW

RECOMMENDED LAND PATTERN



FRONT VIEW



LEFT-SIDE VIEW



12 Soldering Information




Figure 12-1 Soldering Temperature Curve


Table 12-1 Soldering Temperature Parameters

Profile Feature	Pb-Free Soldering
Ramp-up rate ($T_L = 217^{\circ}C$ to peak T_P)	3°C/s max
Time t_s of preheat temp ($T_{smin} = 150$ °C to $T_{smax} = 200$ °C)	60~120 seconds
Time t _L to be maintained above 217°C	60~150 seconds
Peak temperature T _P	260°C
Time t _P within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T _P to T _L = 217°C)	6°C/s max
Time from 25°C to peak temperature T _P	8 minutes max




13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width					
В0	Dimension designed to accommodate the component length					
K0	Dimension designed to accommodate the component thickness					
W	Overall width of the carrier tape					
P1	Pitch between successive cavity centers					

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF4905S	SOIC	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1



14 Important Notice

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

Trademark Information

Chipanalog Inc. ®, Chipanalog® are trademarks or registered trademarks of Chipanalog.



http://www.chipanalog.com