

CA-IS3082WW 7.5kV_{RMS} Reinforced Isolated Half-Duplex RS-485 Transceiver in an Ultra-Wide-Body SOIC Package

1 Key Features

- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- 500kbps Data Rate
- 1/8 Unit Load (Up to 256 Bus Nodes)
- Logic-Side Supply Voltage: 2.375V to 5.5V
- Bus-Side Supply Voltage: 3V to 5.5V
- Common Mode Range on Bus Pins: –7V to +12V
- High CMTI: ±150kV/μs (typ)
- Bus Pins (A/B) ESD Protection: ±20kV (HBM)
- Driver with Current Limiter and Thermal Shutdown Protection
- Open, Short and Idle Bus Failsafe Protection
- Extended Industrial Temperature Range: –40°C to 125°C
- 16-Pin Ultra-Wide-Body SOIC Package, creepage and clearance ≥ 15mm
- > 40-Year Lifetime at Rated Isolated Voltage
- Safety-Related Certifications (Pending):
 - VDE certification per DIN EN IEC 60747-17 (VDE 0884-17):2021-10
 - UI certification per UL 1577
 - CQC certification per GB4943.1-2022 standards
 - TUV certification

2 Applications

- Solar Inverter
- High Voltage Energy Storage Systems
- Railway Transportation
- Wind Power System
- Charging Pile

3 Description

The CA-IS3082WW devices are reinforced isolated RS-485 transceivers which have excellent performance to meet the needs of the industrial applications. All devices of this family have the logic input and output buffers separated by a

silicon oxide (SiO_2) insulation barrier that provides up to 7.5-kV_{RMS} (60s) of galvanic isolation of and typical ± 150 kV/ μ s CMTI. Isolation barrier improves communication quality by breaking ground loops and reducing noise where there are large differences in ground potential between ports.


The CA-IS3082WW devices support multi-node data communication, and maximum data rate is up to 500kbps, allowing up to 256 transceivers (loads) on a common bus. The CA-IS3082WW devices are half-duplex transceivers, which could control the driver and receiver enable pins to avoid bus conflicts.

The CA-IS3082WW devices are available in 16-pin ultrawide-body SOIC package (creepage and clearance \geq 15mm), and specified over extended industrial temperature range of -40° C to +125°C.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IS3082WW	SOIC16-WWB	10.3mm × 14.00mm
CA 133002 W W	(WW)	10.511111 ^ 14.0011111

Simplified Block Diagram



Version 1.00



4 Ordering Guide

Table 4-1 Ordering Guide for Valid Ordering Part Number

Part Number	VDDA (V)	VDDB (V)	Full/half-duplex	Date Rate (kbps)	Isolation Rating (V _{RMS})	Package
CA-IS3082WW	2.375~5.5	3.0~5.5	Half-duplex	500	7500	SOIC16-WWB





Table of Contents

1	Key	Featu	res	1
2	Арр	licatio	ons	1
3	Des	criptio	on	1
4			Guide	
5			History	
6			ptions and Functions	
7			ions	
	7.1	Ab	solute Maximum Ratings ¹	5
	7.2	ESI	O Ratings	5
	7.3		commended Operating Conditions	
	7.4	The	ermal Information	5
	7.5	Ins	ulation Specifications	6
	7.6	Saf	ety-Related Certifications	7
	7.7	Ele	ctrical Characteristics	8
	7	7.7.1	Driver	8
	7	7.7.2	Receiver	8
	7	7.7.3	Supply Current	9
	7.8	Tin	ning Characteristics	9
	7	7.8.1	Driver	9
	7	7.8.2	Receiver	9

8	Parameter Measurement Information10				
9	Detai	led [Description	13	
	9.1	Ove	erview	13	
	9.2	Log	ic Input	13	
	9.3	Rec	eiver	13	
	9.4	Dri	ver	14	
	9.5	Dev	vice Protection Functions	15	
	9.5	5.1	Signal Isolation	15	
	9.5	5.2	Thermal Shutdown Protection	15	
	9.5	5.3	Current Limiting Protection	15	
10	ļ	Appli	cation and Implementation	16	
	10.1	App	olication Overview	16	
	10.2	Bus	Node Number	16	
	10.3	PCE	3 Layout	17	
11	F	Packa	ge Information	18	
	11.1	SOI	C16-WWB Package	18	
12	S	Solde	ring Information	19	
13	7	Гаре	and Reel Information	20	
14	ı	mpo	rtant Notice	21	

5 Revision History

Revision	Description	Date	Page
Version 1.00	NA	2024/09/24	NA



6 Pin Descriptions and Functions




Figure 6-1 Pin Configuration

Table 6-1 Pin Description and Functions

NAME	PIN NUMBER	ТҮРЕ	DESCRIPTION
VDDA	1	Power supply	Logic-side power input. Bypass VDDA to GNDA with both $0.1\mu F$ and $1\mu F$
VDDA	1	rower supply	capacitors as close to the device as possible.
GNDA	2, 7, 8	Ground	Logic-side ground. GNDA is the ground reference for digital signals.
RO	3	Digital	Receiver data output. Drive \overline{RE} low to enable receiver. With \overline{RE} low, RO is
NO NO	3	Output	high when $(V_A - V_B) \ge -50$ mV and is low when $(V_A - V_B) \le -200$ mV.
RE	4	Digital Input	Receiver output enable, pulled up internally. Driver RE low or connect it
KE	4	Digital Iliput	to GNDA to enable receiver. Drive RE high to disable receiver.
DE	5	Digital Input	Driver output enable, pulled down internally. Drive DE high to enable
DE	5	Digital Input	driver. Drive DE low or connect it to GNDA to disable driver.
			Driver input, pulled up internally. With DE high, a logical low on DI forces
DI	6	Digital Input	the non-inverting output (A) low and the inverting output (B) high; a
	0	Digital Input	logical high on DI forces the non-inverting output high and the inverting
			output low.
GNDB	9, 10, 15	Ground	Bus side ground. GNDB is the ground reference for the RS-485 bus signals.
NC	11, 14		No internal connection, could connect it to VDDB or GNDB or leave it
IVC	11, 14		open.
Α	12	Bus I/O	Non-inverting receiver input and driver output.
В	13	Bus I/O	Inverting receiver input and driver output.
VDDB	16	Dower supply	Bus side power input. Bypass VDDB to GNDB with both 0.1μF and 1μF
סטטיי	10	Power supply	capacitor as close to the device as possible.



7 Specifications

7.1 Absolute Maximum Ratings¹

	PARAMETER	MIN	MAX	UNIT
V _{DDA} , V _{DDB}	Supply voltage ²	-0.5	6.0	V
V _{IO}	Bus voltage of A and B ²	-8	13	V
V _{IO}	Logical voltage of DI, DE $\overline{\text{RE}}$ and RO	-0.5	$V_{DDA} + 0.5^3$	V
I _{IO}	Output current of RO	-20	20	mA
Tj	Junction Temperature	-40	150	°C
T _{STG}	Storage Temperature	-65	150	°C

NOTE:

- 1. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. All voltage values except differential I/O bus voltages are with respect to the local ground (GNDA or GNDB) and are peak voltage values.
- 3. Maximum voltage must not exceed 6V.

7.2 ESD Ratings

	VALUE	UNIT		
	Human hady madal (HDM) nor ANGL/ECDA/IEDEC	Bus pins (A, B) to GNDB	±20	
V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	Bus-side other pins to GNDB	±6	kV
	33-001	All logic-side pins to GNDA	±6	ΚV
	Charged device model (CDM), per JEDEC specificati	on JESD22-C101, all pins	±2	

7.3 Recommended Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
V_{DDA}	Logic-side supply voltage, with respect to GNDA	2.375	3.3 or 5.0	5.5	V
V_{DDB}	Bus-side supply voltage, with respect to GNDB	3.0	3.3 or 5.0	5.5	V
V _{OC}	Common mode voltage on bus pins (A, B)	-7		12	V
V _{ID}	Differential input voltage between A and B	-12		12	V
R _L	Differential load resistance	54			Ω
V _{IH}	High-level input voltage of DI, DE	2.0		V _{DDA} + 0.3	V
V _{IL}	Low-level input voltage of DI, DE	-0.3		0.8	V
V _{IH}	High-level input voltage of RE	$0.7 \times V_{DDA}$		$V_{DDA} + 0.3$	V
V _{IL}	Low-level input voltage of RE	-0.3		$0.3 \times V_{DDA}$	V
I _{IO}	Output current of RO	-8		8	mA
DR	Data Rate			500	kbps
T _A	Ambient Temperature	-40		125	°C
Tı	Junction Temperature	-40		150	°C

7.4 Thermal Information

THERMAL METRIC	PACKAGE	LINUT
I HERIVIAL IVIE I RIC	SOIC16-WWB (WW)	UNIT
R _{OJA} Junction-to-ambient thermal resistance	68.3	°C/W



7.5 Insulation Specifications

	PARAMETR	TEST CONDITIONS	VALUE	UNIT	
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	> 15	mm	
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	> 15	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	μm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V	
	Material group	According to IEC 60664-1	Į.		
		Rated mains voltage ≤ 300V _{RMS}	I-IV		
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	I-IV		
		Rated mains voltage ≤ 1000V _{RMS}	1-111		
DIN EN II	EC 60747-17 (VDE 0884-17) ²	<u> </u>			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2828	V_{PK}	
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	2000	V _{RMS}	
VIOWM	Maximum working isolation voltage	DC voltage	2828	V _{DC}	
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t= 1s (100% production)	10600	V _{PK}	
V _{IMP}	Maximum impulse voltage	1.2/50-µs waveform per IEC 62368-1	9846	V _{PK}	
V _{IOSM}	Maximum surge isolation voltage ³	$V_{IOSM} \ge 1.3 \times V_{IMP}$; Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	12800	V _{PK}	
		Method a, After input/output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	≤ 5		
q_{pd}	Apparent charge ⁴	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10s$	≤ 5	pC	
		Method b1, At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1s; V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1s$	≤ 5		
C _{IO}	Barrier capacitance, input to output ⁵	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1MHz$	~ 0.5	pF	
		V _{IO} = 500V, T _A = 25°C	> 1012		
R _{IO}	Isolation resistance ⁵	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω	
		V _{IO} = 500V at T _S = 150°C	> 109		
	Pollution degree		2		
UL 1577	-				
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production)	7500	V _{RMS}	

NOTE:

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.
 Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- 2. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- 4. Apparent charge is electrical discharge caused by a partial discharge (pd).
- 5. All pins on each side of the barrier tied together creating a two-terminal device.



Safety-Related Certifications 7.6

VDE(Pending)	UL (Pending)	CQC(Pending)	TUV(Pending)
Certified according to DIN EN	Certified according to UL 1577	Certified according to GB4943.1-	Certified according to EN 61010-1
IEC 60747-17(VDE 0884-	Component Recognition Program	2022	and EN 62368-1
17):2021-10; EN IEC 60747-			
17:2020+AC:2021			
Reinforced insulation	Single protection	reinforced isolation	EN 61010-1:
V _{IORM} : 2828V _{PK}	7500V _{RMS}	(Altitude ≤ 5000m)	7500V _{RMS}
V _{IOTM} : 10600V _{PK}			
V _{IOSM} : 12800V _{PK}			EN 62368-1:
			7500V _{RMS}
Certification Number:	Certification Number:	Certification Number:	Certification Number:
Pending	Pending	Pending	EN 61010-1: Pending
			EN 62368-1: Pending



7.7 Electrical Characteristics

7.7.1 Driver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25$ °C and $V_{DDA} = V_{DDB} = 5V$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD1}	Differential output voltage	V _{DDB} = 5V, no load	2.7	4.6	5.5	V
V _{OD2}	Differential output voltage		1.5	3.6		
Δ V _{OD}	Change in magnitude of differential-output voltage	D 540 C 505 as 5 as 6	-0.2		0.2	,,
Voc	Common-mode output voltage	$R_L = 54\Omega$, $C_L = 50$ pF, see Figure 8-1	1	V _{DDB} /2	3	V
ΔV _{OC}	Change in magnitude of common- mode output voltage		-0.2		0.2	
I _{IH} , I _{IL}	Input current (DI, DE)	DI or DE = 0V or V _{DDA}	-20		20	μΑ
los	Driver short-circuit output current	$DE = V_{DDA}, V_A \text{ or } V_B = -7V$ $DE = V_{DDA}, V_A \text{ or } V_B = 12V$	-150		150	mA
CMTI	Common mode transient immunity	V _{CM} =1000V, see Figure 8-8	±100	±150		kV/μs

7.7.2 Receiver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25$ °C and $V_{DDA} = V_{DDB} = 5V$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+(IN)}	Positive-going input threshold voltage threshold			-110	-50	mV
V _{IT-(IN)}	Negative-going input threshold voltage threshold		-200	-140		mV
V _{IT(HYS)}	Receiver input hysteresis			30		mV
		V_A or V_B = 12V, V_{DDB} = 3.3V or 5V, other logic input pins are connected to 0V		75	125	
١.	Pus input surrent	V_A or V_B = 12V, V_{DDB} = 0V, other logic input pins are connected to 0V		80	125	
I _I	Bus input current	V_A or V_B = -7V, V_{DDB} = 3.3V or 5V, other logic input pins are connected to 0V	-100	-40		μΑ
		V_A or $V_B = -7V$, $V_{DDB} = 0V$, other logic input pins are connected to $0V$	-100	-40		
R _{ID}	Bus input resistance	Between A and B	96			kΩ
I _{IH} , I _{IL}	Input current (RE)	RE = OV or V _{DDA}	-20		20	μΑ
V _{OH}	Output voltage high level	V _{DDA} = 5V, I _{OH} = -4mA	V _{DDA} - 0.4	V _{DDA} – 0.2		V
V _{OL}	Output voltage low level	V _{DDA} = 5V, I _{OL} = 4mA		0.2	0.4	V
C _{ID}	Bus differential input capacitance	V_{l} = 0.4V × sin(2 π ft), f = 1MHz, between A and B		12		pF
C _{IN}	Bus single-ended input capacitance	$V_1 = 0.4V \times \sin(2\pi ft)$, $f = 1MHz$, A or B to GNDB		18		pF
CMTI	Common mode transient immunity	V _{CM} =1000V, see Figure 8-8	±100	±150		kV/μs



7.7.3 Supply Current

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25$ °C and $V_{DDA} = V_{DDB} = 5V$ (unless otherwise noted).

	PARAMETER	1	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$\overline{RE} = 0V \text{ or } V_{DDA},$		$V_{DDA} = 3.3V$		2.9	4.6	
		DE = V _{DDA}	,	$V_{DDA} = 5V$		3.0	4.6	-
		$\overline{RE} = 0V \text{ or } V_{DDA},$	$-$ DI = V_{DDA}	V _{DDA} = 3.3V		1.6	3.0	
١.	Logio cido cumply aurront	DE = 0V		$V_{DDA} = 5V$		1.7	3.0	
I _{DDA}	Logic-side supply current	$\overline{RE} = 0V \text{ or } V_{DDA},$		V _{DDA} = 3.3V		4.2	7.0	
		DE = V _{DDA}	DI = 0V	$V_{DDA} = 5V$		4.3	7.0	
		$\overline{RE} = OV \text{ or } V_{DDA},$		V _{DDA} = 3.3V		2.8	4.4	
		DE = 0V		$V_{DDA} = 5V$		2.9	4.4	
		$\overline{RE} = OV \text{ or } V_{DDA},$	DI = V _{DDA} , no load between A and B	V _{DDA} = 3.3V		3.0	4.6	mA
		$DE = V_{DDA}$		$V_{DDA} = 5V$		3.1	4.6	
		$\overline{RE} = OV \text{ or } V_{DDA},$		V _{DDA} = 3.3V		2.7	4.2	1
١.	Due side sumbly summed	DE = 0V	A and B	$V_{DDA} = 5V$		2.8	4.2	
I _{DDB}	Bus-side supply current	$\overline{RE} = OV \text{ or } V_{DDA},$	DI 01/	V _{DDA} = 3.3V		4.2	7.0	
		$DE = V_{DDA}$	DI = 0V, no load between A and B	V _{DDA} = 5V		4.3	7.0	
		$\overline{RE} = OV \text{ or } V_{DDA},$		V _{DDA} = 3.3V		2.6	4.2	
		DE = 0V		V _{DDA} = 5V		2.7	4.2	

7.8 Timing Characteristics

7.8.1 Driver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25$ °C and $V_{DDA} = V_{DDB} = 5V$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Driver Propagation Delay			100	250	ns
t _{PWD}	Driver output skew t _{PLH} - t _{PHL}	1		5	20	ns
t _r	Differential output rise time	See Figure 8-2 and Figure 8-3		135	500	ns
t _f	Differential output fall time	1		135	500	ns
t _{PZH} , t _{PZL}	Driver enable time	Son Figure 9.7		24	180	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 8-7		24	60	ns

7.8.2 Receiver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25$ °C and $V_{DDA} = V_{DDB} = 5V$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Receiver Propagation Delay			80	160	ns
t _{PWD}	Receiver output skew t _{PLH} - t _{PHL}	See Figure 8-4 and Figure 8-5			20	ns
t _r	Receiver output rise time	See Figure 6-4 and Figure 6-5		2.5	4	ns
t _f	Receiver output fall time			2.5	4	ns
tphz, tplz	Receiver enable time	Can Figure 9 6		12	25	ns
tpzh, tpzl	Receiver disable time, DE = 0V	See Figure 8-6		12	25	ns



8 Parameter Measurement Information





Figure 8-1 Driver DC Test Circuit



Note:

- 1. The input pulse is supplied by a generator with characteristics: PRR \leq 125kHz, 50% duty cycle; rise time $t_r \leq$ 6ns, fall time $t_f \leq$ 6ns; $Z_0 = 50\Omega$.
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance

Figure 8-2 Driver Propagation Delay Test Circuit





Figure 8-3 Driver Output Rise and Fall Time and Propagation Delay





Note:

- 1. The input pulse is supplied by a generator with characteristics: PRR \leq 125kHz, 50% duty cycle; rise time $t_r \leq$ 6ns, fall time $t_f \leq$ 6ns; $Z_0 = 50\Omega$.
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance

Figure 8-4 Receiver Propagation Delay Test Circuit




Figure 8-5 Receiver Output Rise and Fall Time and Propagation Delay




Figure 8-6 Receiver Enable and Disable Time






Figure 8-7 Driver Enable and Disable Time




Figure 8-8 Common Mode Transient Immunity (CMTI) Test Circuit



Detailed Description

9.1 Overview

The CA-IS3082WW reinforced isolated RS-485 transceivers provide up to 7.5-kV_{RMS} of galvanic isolation between the cable side (bus side) of the transceiver and the controller side (logic side). These devices feature ±150-kV/µs (typ) common mode transient immunity, allowing up to 500-kbps date rate across the isolation barrier. Robust isolation performance with extended ESD protection enables reliable communication in noisy environments, making these devices ideal for a wide range of industrial applications, such as motor drives, High Voltage Energy Storage Systems, railway Transportation, wind Power System, and Charging Pile. There exist two mechanisms against excessive power dissipation caused by faults or bus contention. The first, a current limiter on the output stage of the driver, providing immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal shutdown circuit forces the driver outputs into a high-impedance state once the junction temperature exceeds T_{J(shutdown)}.

9.2 Logic Input




Figure 9-1 Logic Input Equivalent Circuit

The CA-IS3082WW isolated RS-485 transceivers include three logic inputs on the logic side: receiver enable pin $\overline{\text{RE}}$, driver enable pin DE and driver digital input pin DI. The driver enable pin DE is weakly pulled down to GNDA internally, while the digital input DI pin and receiver enable $\overline{\text{RE}}$ pin are weakly pulled up to VDDA internally. The logic input equivalent circuit is shown in Figure 9-1.

9.3 Receiver

The receiver detects the differential input from the bus line (A and B) and transfers it to a single-ended output RO to the logic-side controller. When the receiver enable pin $\overline{\text{RE}}$ is set to low, receiver is enabled. When the receiver enable pin $\overline{\text{RE}}$ is set to high, receiver is disabled. The truth table of CA-IS3082WW's receiver is shown in Table 9-1.

In case the receiver has been enabled, if the differential input voltage $V_{ID} = V_A - V_B$ is higher than or equal to the threshold voltage $V_{IT+(IN)}$, receiver output RO is logical high. Conversely, if the differential input voltage V_{ID} is lower than or equal to the threshold voltage $V_{IT-(IN)}$, receiver output RO is logical low. If the differential input voltage V_{ID} is between $V_{IT+(IN)}$ and $V_{IT-(IN)}$, receiver output RO is indeterminate.

When \overline{RE} is logical high or open, the receiver is disabled and the output RO is high-impedance and is irrelevant to the magnitude and polarity of V_{ID} .



When the bus inputs are open, short or on idle state, a failsafe logic high output at RO pin is achieved, and the external fail-safe bias resistors could be eliminated.

Table 9-1 Truth Table of Receiver¹

VDDA	VDDB	DIFFERENTIAL INPUT	ENABLE	OUTPUT	
VDDA	VDDB	$V_A - V_B$	RE ²	RO	
		$V_{\text{IT+(IN)}} \le V_A - V_B$		Н	
		$V_{\text{IT-(IN)}} < V_A - V_B < V_{\text{IT+(IN)}}$	L	Indeterminate	
PU	PU	$V_A - V_B \le V_{\text{IT-(IN)}}$	L	L	
PU		PU	X	Н	Hi-Z
		X	Open	Hi-Z	
		Open/Short/Idle	L	Н	
PD	PU	X	X	Hi-Z	
PU	PD	X	L	Н	

NOTE:

- 1. H = high level, L = low level, X = irrelevant, High-Z = high impedance, PD = powered down, PU = powered up.
- RE is weakly pulled up to VDDA internally.

9.4 Driver

The driver converts the single-ended input signal (DI) from the local controller to the differential outputs for the bus lines A and B. The truth table of driver is shown in Table 9-2. The driver outputs and receiver inputs are protected by ±20-kV electrostatic discharge (ESD) to GNDB on the bus side, as specified by the Human Body Model (HBM). The driver outputs also feature current limiting and thermal shutdown protection. The DE pin of driver is weakly pulled down to GNDA internally, thus the driver is disabled when the DE pin is floating. The DI pin of driver is weakly pulled up. When the driver is enabled, the driver outputs high level if DI is floating.

Table 9-2 Truth Table of Driver¹

VDDA	VDDB	LOGIC INPUT ENABLE INPUT		OUTPUTS			
VDDA	VUUB	DI ²	DE ³	Α	В		
			Н	Н	L		
		L	Н	L	Н		
PU	PD	X	L	Hi-Z	Hi-Z		
			Х	Open	Hi-Z	Hi-Z	
		Open	Н	Н	L		
PD	PU	Х	X	Hi-Z	Hi-Z		
PU	PD	Х	X	Hi-Z	Hi-Z		
PD	PD	Х	X	Hi-Z	Hi-Z		

NOTE:

- 1. H = high level, L = low level, X = irrelevant, High-Z = high impedance, PD = powered down, PU = powered up.
- 2. DI is weakly pulled up to VDDA internally.
- 3. DE is weakly pulled down to GNDA internally.



9.5 Device Protection Functions

9.5.1 Signal Isolation

The CA-IS3082WW devices integrate digital galvanic isolators using capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allowing data transmission between the logical side and bus side of the transceiver with 7.5-kV_{RMS} isolation rating.

9.5.2 Thermal Shutdown Protection

If the junction temperature of the CA-IS3082WW device exceeds the thermal shutdown threshold $T_{J(shutdown)}$ (175°C, typ), the driver is disabled and the driver outputs go high-impedance state. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device.

9.5.3 Current Limiting Protection

The CA-IS3082WW devices protect the driver output stage against a short circuit to a positive or negative voltage over the common mode voltage range from -7V to 12V by limiting the driver output current. However, this could cause large supply current and dissipation, as well as result in the rising of junction temperature. Thermal shutdown protection function could further protect the devices from excessive temperature rise.



10 Application and Implementation

10.1 Application Overview




Figure 10-1 Typical Half-Duplex RS-485 Network Topology

The CA-IS3082WW devices are isolated half-duplex RS-485 transceivers. Users could control the driver and receiver enable pins to configure different operation modes and thus avoid bus conflicts. The typical RS-485 network consists of multiple transceivers connecting in parallel to a twisted-pair bus cable, achieving long-distance data transmission between different nodes, which is shown in Figure 10-1.

The maximum data rate of the CA-IS3082WW devices is 500kbps. The maximum data rate achieved in practical applications is limited by the bus loading, number of nodes, cable length, network topology etc. factors. Margin must be given in RS-485 network design for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity. To minimize reflections, terminate the line at both ends with a termination resistor (typical value is 120Ω) whose value matches the characteristic impedance (Z_0) of the cable, and keep stub lengths off the main line as short as possible. The termination resistors should always be placed at the far ends of the cable which is known as parallel termination, generally allowing for higher data rates over longer cable length.

10.2 Bus Node Number

The maximum number of transceivers (or receivers) that the RS-485 bus allows to be attached to depends on the overall load of the system, and any device connected to the bus would introduce additional bus load. RS-485 bus load is usually measured in "unit load" according to the RS-485 standard. With a twisted-pair cable which characteristic impedance is 120Ω (or greater), the bus could be connected to 32 receivers which the input impedance is "unit load" as well as $12k\Omega$ (thus the total bus load is $12k\Omega$ / $32 = 375\Omega$). The receiver input impedance of the CA-IS3082WW device is 1/8-unit load that is $96k\Omega$, thus the number of transceivers allowed to be attached to a common bus could reach up to $32 \times 8 = 256$.



10.3 PCB Layout


It is recommended to design an isolation channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the bus side and logic side would lower down the isolation rating. To make sure device operation is reliable at all data rates, the $0.1-\mu F$ and $1-\mu F$ decoupling capacitors between VDDA and GNDA and between VDDB and GNDB are recommended. The capacitors should be located as close as possible to the device to minimize inductance and keep the value enough at the operating temperature range. Ceramic capacitors are recommended.




11 Package Information


11.1 SOIC16-WWB Package

The values for the dimensions are shown in millimeters.










RECOMMENDED LAND PATTERN





12 Soldering Information




Figure 12-1 Soldering Temperature Curve


Table 12-1 Soldering Temperature Parameters

Profile Feature	Pb-Free Soldering
Ramp-up rate ($T_L = 217^{\circ}C$ to peak T_P)	3°C/s max
Time t _s of preheat temp (T _{smin} = 150°C to T _{smax} = 200°C)	60~120 seconds
Time t₁ to be maintained above 217°C	60~150 seconds
Peak temperature T _P	260°C
Time t _P within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T _P to T _L = 217°C)	6°C/s max
Time from 25°C to peak temperature T _P	8 minutes max




13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	KO (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3082WW	SOIC	WW	16	1000	330	24.4	17.6	10.8	3.0	20.0	24.0	Q1



14 Important Notice

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

Trademark Information

Chipanalog Inc. ®, Chipanalog® are trademarks or registered trademarks of Chipanalog.



http://www.chipanalog.com